PHY Lite for Parallel Interfaces Intel® FPGA IP User Guide

ID 683716
Date 12/13/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Output Path

The output path consists of a FIFO and an interpolator. As described in the following figure, data coming from the core together with relative enable signals are written into the Write FIFO synchronously with phy_clk. The VCO clock generates the interpolator_clk which is used to generate the desired output delay.

Table 5.  Blocks in Output PathThis table lists the blocks in the output path.
Block Description
Write FIFO Serializes the output data from the core with a serialization factor of up to 8 (in DDR quarter-rate).
Interpolator Works with the FIFO block to generate the desired output delay.
Figure 10. Output PathThis figure shows the output path for the PHY Lite for Parallel Interfaces Intel® Agilex™ FPGA IP.

The group_<n>_strobe_out / group_<n>strobe_io is restricted to the following patterns:

  • Tristate before and after data capture.
  • Toggling for data capture.

In a case where group_<n>_strobe_out / group_<n>strobe_io requires different patterns than the patterns stated above, replace the dedicated strobe pins with data pins.