3.5.5. Dynamic Reconfiguration
Dynamic reconfiguration reconfigures the input and output delays in the PHY Lite for Parallel Interfaces Intel® Stratix® 10 FPGA IP core.
You can perform real-time configuration on the delay of DQS/strobe or DQ/data signals. This feature maximizes the data valid window, allowing the design to achieve timing closure at high frequency. You can turn on Use dynamic reconfiguration in the parameter editor of the PHY Lite for Parallel Interfaces Intel® Stratix® 10 FPGA IP core in the Intel® Quartus® Prime Pro Edition software.
The reconfiguration is performed via the Avalon® memory-mapped interface. Multiple IP cores requiring Avalon® core access require daisy chain connectivity.
Did you find the information on this page useful?