PHY Lite for Parallel Interfaces Intel® FPGA IP User Guide

Download
ID 683716
Date 12/13/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.6.1. Generate the Design Example

You can generate a design example by clicking Generating Example Design in the IP Parameter Editor.

The software generates a user defined directory in which the design example files reside.

There are two variants of design example available for PHY Lite for Parallel Interfaces IP:
  • Variant without dynamic reconfiguration design example
  • Variant with dynamic reconfiguration design example
Table 54.   PHY Lite for Parallel Interfaces IP Design Example Variants
Design Example Variant Design Files Description
Dynamic Reconfiguration OFF ed_synth.qsys (synthesis only)

Consists of configurablePHY Lite for Parallel Interfaces IP instance.

ed_sim.qsys (simulation only)

Consists of sim_ctrl, agent, addr/cmd and PHY Lite for Parallel Interfaces IP instances.

Perform read and write transaction verification.
ON ed_sim.qsys (simulation only)

Consists of sim_ctrl, agent, addr/cmd, cfg_ctrl, avl_ctrl and PHY Lite for Parallel Interfaces IP instances.

This design example demonstrates dynamic reconfiguration and uses FSM to perform calibration.

Did you find the information on this page useful?

Characters remaining:

Feedback Message