126.96.36.199. Manual Insertion of OCT Block
You may also instantiate the OCT Intel FPGA IP separately in your project and connect the termination ports to the PHY Lite for Parallel Interfaces Intel® Stratix® 10 FPGA IP.
- Expose the PHY Lite for Parallel Interfaces Intel® Stratix® 10 FPGA IP termination ports by disable Use Default OCT Values.
- Select the available OCT values in the Input OCT Value parameter. This displays the Expose termination ports parameter.
Note: For supported input and output OCT values, refer to the I/O Standards topic.
- Select Expose termination ports to expose the termination ports in the IP.
- Connect the termination ports to a OCT Intel FPGA IP either in power-up or user mode.
Did you find the information on this page useful?