PHY Lite for Parallel Interfaces Intel® FPGA IP User Guide

Download
ID 683716
Date 12/13/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.6. Design Example

The PHY Lite for Parallel Interfaces IP is able to generate a design example that matches the same configuration chosen for the IP. The design example is a simple design that does not target any specific application; however you can use the design example as a reference on how to instantiate the IP and what behavior to expect in a simulation.

Note: The .qsys files are for internal use during design example generation only. You should not edit the files.

Did you find the information on this page useful?

Characters remaining:

Feedback Message