3.5.4. Constraining Multiple PHY Lite for Parallel Interfaces to One I/O Bank
You can instantiate multiple PHY Lite for Parallel Interfaces Intel FPGA IPs within an I/O column. To constrain groups from separate PHY Lite for Parallel Interfaces IP instances into the same I/O bank, the instances must share the same reference clock and reset sources, the same external memory frequencies and the same voltage settings.
Did you find the information on this page useful?