PHY Lite for Parallel Interfaces Intel® FPGA IP User Guide

ID 683716
Date 12/13/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.4. I/O Standards

The PHY Lite for Parallel Interfaces Intel® Agilex™ FPGA IP allows you to set I/O standards on the pins associated with the generated configuration. The I/O standard controls the available strobe configurations and OCT settings for all groups.

Table 18.  I/O Standards and Termination Values for Intel® Agilex™ Devices
I/O Standard Valid Input Terminations (Ω) Valid Output Terminations (Ω) RZQ (Ω)
SSTL-12 50, 60 34, 40 240
1.2-V POD 50, 60 34, 40 240

Did you find the information on this page useful?

Characters remaining:

Feedback Message