Cyclone® V Device Handbook: Volume 1: Device Interfaces and Integration
Visible to Intel only — GUID: sam1403476365809
Ixiasoft
Visible to Intel only — GUID: sam1403476365809
Ixiasoft
2.9. Memory Blocks Address Clock Enable Support
The embedded memory blocks support address clock enable, which holds the previous address value for as long as the signal is enabled (addressstall = 1). When the memory blocks are configured in dual-port mode, each port has its own independent address clock enable. The default value for the address clock enable signal is low (disabled).