Cyclone V Device Handbook: Volume 1: Device Interfaces and Integration

ID 683375
Date 7/05/2022
Document Table of Contents External PLL Clock Output Control Block

You can enable or disable the dedicated external clock output pins using the ALTCLKCTRL IP core.

Figure 46. External PLL Output Clock Control Block for Cyclone® V Devices

Did you find the information on this page useful?

Characters remaining:

Feedback Message