Intel® Cyclone® 10 GX Core Fabric and General Purpose I/Os Handbook

ID 683775
Date 10/31/2022
Document Table of Contents I/O Lane

There are four I/O lanes in each I/O bank. Each I/O lane contains 12 I/O pins with identical read and write data paths and buffers.

Figure 119.  I/O Lane Architecture

Data Path Component Description

Input path

Contains capture registers and read FIFO.

Output or output enable (oe) path

Consists of:

  • Write FIFO
  • Clock mux
  • Phase interpolater— supports around 5 to 10 ps resolution based on frequency
  • Double data rate control
Input delay chain

Supports around 5 ps resolution with a delay range of 0 to 625 ps.

Read/write buffer

The write data buffer has built in options to take data from the core or from the hard memory controller.

Did you find the information on this page useful?

Characters remaining:

Feedback Message