Intel® Cyclone® 10 GX Core Fabric and General Purpose I/Os Handbook

ID 683775
Date 10/31/2022
Public
Document Table of Contents

4. Clock Networks and PLLs in Intel® Cyclone® 10 GX Devices

This chapter describes the advanced features of hierarchical clock networks and phase-locked loops (PLLs) in Intel® Cyclone® 10 GX devices. The Quartus® Prime Pro Edition software enables the PLLs and their features without external devices.

Did you find the information on this page useful?

Characters remaining:

Feedback Message