Intel® Cyclone® 10 GX Core Fabric and General Purpose I/Os Handbook

ID 683775
Date 10/31/2022
Public
Document Table of Contents

1.1.1. MLAB

Each MLAB supports a maximum of 640 bits of simple dual-port SRAM.

You can configure each ALM in an MLAB as a 32 (depth) × 2 (width) memory block, resulting in a configuration of 32 (depth) × 20 (width) simple dual-port SRAM block.

MLAB supports the following 64-deep modes in soft implementation using the Quartus® Prime Pro Edition software:

  • 64 (depth) × 8 (width)
  • 64 (depth) × 9 (width)
  • 64 (depth) × 10 (width)
Figure 2. LAB and MLAB Structure for Intel® Cyclone® 10 GX Devices


Did you find the information on this page useful?

Characters remaining:

Feedback Message