3.4.10. Output Register Bank
The positive edge of the clock signal triggers the 74-bit bypassable output register bank and is cleared after power up.
The following variable precision DSP block signals control the output register per variable precision DSP block:
Did you find the information on this page useful?