Intel® Cyclone® 10 GX Core Fabric and General Purpose I/Os Handbook

ID 683775
Date 10/31/2022
Document Table of Contents

7.3.3. Configuration Sequence

Describes the configuration sequence and each configuration stage.

Figure 141. Configuration Sequence for Intel® Cyclone® 10 GX Devices

You can initiate reconfiguration by pulling the nCONFIG pin low to at least the minimum tCFG low-pulse width except for configuration using the partial reconfiguration operation. When this pin is pulled low, the nSTATUS and CONF_DONE pins are pulled low and all I/O pins are tied to an internal weak pull-up.

Did you find the information on this page useful?

Characters remaining:

Feedback Message