The locked signal port of the IP core for each PLL is as follows:
- I/O PLL—locked
The lock detection circuit provides a signal to the core logic. The signal indicates when the feedback clock has locked onto the reference clock both in phase and frequency.
Did you find the information on this page useful?