Intel® Cyclone® 10 GX Core Fabric and General Purpose I/Os Handbook

ID 683775
Date 10/31/2022
Public
Document Table of Contents

1.4. Logic Array Blocks and Adaptive Logic Modules in Intel® Cyclone® 10 GX Devices Revision History

Document Version Changes
2019.12.27 Updated the following signal names in ALM Connection Details for Intel® Cyclone® 10 GX Devices figure:
  • aclr[1:0] to labclr[1:0]
  • sclr to synclr
  • clk[2:0] to labclk[2:0]
Date Version Changes
May 2017 2017.05.08 Initial release.

Did you find the information on this page useful?

Characters remaining:

Feedback Message