2. Intel® Agilex™ FPGA EMIF IP – Introduction
You can easily implement the EMIF IP core functions through the Intel® Quartus® Prime software. The Intel® Quartus® Prime software also provides external memory toolkits that help you test the implementation of the IP in the FPGA.
The External Memory Interfaces Intel® Agilex™ FPGA IP (referred to hereafter as the Intel® Agilex™ EMIF IP) provides the following components:
- A physical layer interface (PHY) which builds the data path and manages timing transfers between the FPGA and the memory device.
- A memory controller which implements all the memory commands and protocol-level requirements.
For information on the maximum speeds supported by the external memory interface IP, refer to the External Memory Interface Spec Estimator, available here: https://www.intel.com/content/www/us/en/programmable/support/support-resources/support-centers/external-memory-interfaces-support/emif.html.
Did you find the information on this page useful?