External Memory Interfaces Intel® Agilex™ FPGA IP User Guide

ID 683216
Date 3/28/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.1. Intel® Agilex™ EMIF IP Protocol and Feature Support

  • The Intel® Agilex™ FPGA EMIF IP supports DDR4 with hard memory controller and hard PHY.
  • The Intel® Agilex™ FPGA EMIF IP supports QDR-IV with soft memory controller and hard PHY.

Did you find the information on this page useful?

Characters remaining:

Feedback Message