External Memory Interfaces Intel® Agilex™ FPGA IP User Guide

ID 683216
Date 3/28/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.1.1.19. ctrl_ecc_user_interrupt for DDR4

Controller ECC user interrupt interface
Table 32.  Interface: ctrl_ecc_user_interruptInterface type: Conduit
Port Name Direction Description
ctrl_ecc_user_interrupt Output Controller ECC user interrupt signal to determine whether there is a bit error

Did you find the information on this page useful?

Characters remaining:

Feedback Message