External Memory Interfaces Intel® Agilex™ FPGA IP User Guide

ID 683216
Date 3/28/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.1.2.11. afi for QDR-IV

Altera PHY Interface (AFI)
Table 50.  Interface: afiInterface type: Conduit
Port Name Direction Description
afi_ld_n Input Synchronous load for port A and B
afi_rw_n Input Synchronous read/write for port A and B
afi_lbk0_n Input Loopback mode
afi_lbk1_n Input Loopback mode
afi_cfg_n Input Configuration bit
afi_ap Input Address parity
afi_ainv Input Address inversion
afi_rdata_dinv Output Data inversion for read data
afi_wdata_dinv Input Data inversion for write data
afi_pe_n Output Address parity error flag