Intel® Hyperflex™ Architecture High-Performance Design Handbook
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: mtr1430270823447
Ixiasoft
Visible to Intel only — GUID: mtr1430270823447
Ixiasoft
2.4.2.8. State Machines
Loops related to state machines can be difficult to optimize. Carefully examine the state machine logic to determine whether you can precompute any signals that the next state logic uses.
To effectively pipeline the state machine loop, consider adding skips states to a state machine. Skips states are states that you to allow more transition time between two adjacent states.
Optimization of state machine loops may require a new state machine.