Intel® Hyperflex™ Architecture High-Performance Design Handbook

ID 683353
Date 10/04/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.4.2.9. Memory

The section covers various topics about optimization for hard memory blocks in Intel® Hyperflex™ architecture FPGAs.

Note: Refer to the following documents for details about frequencies supported by various RAM modes and device speed grades.