Visible to Intel only — GUID: mta1457653413781
Ixiasoft
Visible to Intel only — GUID: mta1457653413781
Ixiasoft
2.2.4.1. Optimize Multicycle Paths
Using actual register stages, rather than a multicycle constraint, allows the Compiler the most flexibility to improve performance. For example, rather than specifying a multicycle exception of 3 for combinational logic, remove the multicycle exception and insert two extra register stages before or after the combinational logic. This change allows the Compiler to balance the extra register stages optimally through the logic.
Did you find the information on this page useful?
Feedback Message
Characters remaining: