Intel® Hyperflex™ Architecture High-Performance Design Handbook
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: fxv1504069486173
Ixiasoft
Visible to Intel only — GUID: fxv1504069486173
Ixiasoft
2.4.1.4. Loop Pipelining
However, you can modify the loop structure to allow the Compiler to insert pipeline stages, without changing the functionality of the design, as the following topics demonstrate. Properly pipelining a loop involves the following steps:
- Restructure loop and non-loop logic
- Manually add pipeline stages to the loop
- Cascade the loop logic