Intel® Hyperflex™ Architecture High-Performance Design Handbook

ID 683353
Date 10/04/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.4.1. General Optimization Techniques

Use the following general RTL techniques to optimize your design for the Intel® Hyperflex™ FPGA architecture.