Intel® Agilex™ Clocking and PLL User Guide

ID 683761
Date 11/09/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents LVDS Compensation Mode

LVDS compensation mode maintains the same data and clock timing relationship at the pins of the internal serializer/deserializer (SERDES) capture register, except that the clock is inverted (180° phase shift). Thus, LVDS compensation mode ideally compensates for the delay of the LVDS clock network, including the difference in delay between the following two paths:

  • Data pin-to-SERDES capture register
  • Clock input pin-to-SERDES capture register

The output counter must provide the 180° phase shift.

Figure 12. Example of Phase Relationship Between the Clock and Data in LVDS Compensation Mode