Intel® Agilex™ Clocking and PLL User Guide

ID 683761
Date 3/26/2022
Public
Download
Document Table of Contents

2.2.6.2. LVDS Compensation Mode

LVDS compensation mode maintains the same data and clock timing relationship at the pins of the internal serializer/deserializer (SERDES) capture register, except that the clock is inverted (180° phase shift). Thus, LVDS compensation mode ideally compensates for the delay of the LVDS clock network, including the difference in delay between the following two paths:

  • Data pin-to-SERDES capture register
  • Clock input pin-to-SERDES capture register

The output counter must provide the 180° phase shift.

Figure 12. Example of Phase Relationship Between the Clock and Data in LVDS Compensation Mode


Did you find the information on this page useful?

Characters remaining:

Feedback Message