Intel® Agilex™ Clocking and PLL User Guide

ID 683761
Date 11/09/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

5.3.1. Generating a New IP-XACT File

To generate a new IP-XACT file, follow these steps:

  1. On the IOPLL Intel FPGA IP dialog box, click Generate HDL.
  2. Ensure either Verilog or VHDL is selected for the Create HDL design files for synthesis option. Click Generate to generate the IP-XACT file.
The following IP-XACT files are generated:
  • agilex_iobank_pll.ipxact file—When IOPLL Type is I/O Bank
  • agilex_fabric_pll.ipxact file—When IOPLL Type is Fabric-Feeding