Intel® Agilex™ Clocking and PLL User Guide

ID 683761
Date 11/09/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback

2.2.4. PLL Architecture

Figure 9. I/O Bank I/O PLL High-Level Block Diagram for Intel® Agilex™ Devices
Figure 10. Fabric-Feeding I/O PLL High-Level Block Diagram for Intel® Agilex™ Devices
Note: The dedicated clock inputs can feed only one PLL via the dedicated clock path. To feed the second PLL, the clock must be routed onto a global clock network.