Intel® Agilex™ Clocking and PLL User Guide

ID 683761
Date 3/26/2022
Document Table of Contents

3.7. IP Core Constraints

To implement the IOPLL IP core, you must adhere to the following constraints:

  • Any SDC design constraints referring to the I/O PLL clocks must be listed after the SDC constraints for the IOPLL IP core.
  • Intel recommends reading the SDC for all I/O PLLs first in a design. You can do this by listing the IP before others in the .qsf file.

Did you find the information on this page useful?

Characters remaining:

Feedback Message