Intel® Agilex™ Clocking and PLL User Guide

ID 683761
Date 11/09/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.4. Guidelines: Configuration Constraints

The I/O PLL configuration must obey the following constraints:

  • The phase frequency detector (PFD) and VCO each have a legal frequency range of operation.
  • The loop filter settings must be appropriate for the M counter value and user-selected bandwidth mode.

If any of these configuration constraints are violated, the I/O PLL may fail to lock or may exhibit poor jitter performance.

Did you find the information on this page useful?

Characters remaining:

Feedback Message