Intel® Agilex™ Clocking and PLL User Guide

ID 683761
Date 3/26/2022
Public
Download
Document Table of Contents

2.2.6.6. External Feedback Mode

In external feedback (EFB) mode, the output of the M counter (fbout) feeds back to the PLL fbin input (using a trace on the board) and becomes part of the feedback loop. EFB mode is only supported for I/O bank I/O PLL, not supported for fabric-feeding I/O PLL.

One of the dual-purpose external clock outputs becomes the fbin input pin in this mode. The external feedback input pin, fbin is phase-aligned with the clock input pin. Aligning these clocks allows you to remove clock delay and skew between devices.

In EFB mode, you must use the same I/O standard on the input clock, feedback input, and clock outputs.

Figure 16. Example of Phase Relationship Between the PLL Clocks in EFB Mode


Did you find the information on this page useful?

Characters remaining:

Feedback Message