Intel® Agilex™ Clocking and PLL User Guide

ID 683761
Date 11/09/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents I/O PLL Clock Gate

You can dynamically gate each output counter of the Intel® Agilex™ I/O PLL. This I/O PLL clock gate provides a useful alternative to the root clock gate. The root clock gate can gate only 1 of 7 output counters.

However, the I/O PLL clock gate is not cycle-specific. When you use the I/O PLL clock gate, expect a delay of several clock cycles between the assertion or deassertion of the clock gate and the corresponding change to the clock signal. The number of delay cycles is non-deterministic because the enable signal must be synchronized into the clock domain of the output clock, ensuring a glitch-free gate.