5.3.1. Initializing the LVDS SERDES IP in Non-DPA Mode
Intel recommends that you follow these steps to initialize the LVDS SERDES IP in non-DPA mode:
- During entry into user mode, assert the pll_areset signal for at least 10 ns.
You can also perform this step at any time in user mode operation to reset the interface.
- After at least 10 ns, deassert the pll_areset signal and monitor the pll_locked port.
In the external PLL mode, you may observe a delay between the assertion of the ext_pll_locked and pll_locked signals. The ext_pll_locked signal asserts when the external PLL locks while the pll_locked signal asserts after the external PLL and CPA lock. Always use the pll_locked signal to determine if the SERDES block is ready for operation.
After the PLL lock port from the LVDS SERDES IP asserts and becomes stable, the SERDES blocks are ready for operation.
Did you find the information on this page useful?