Intel® Agilex™ F-Series and I-Series LVDS SERDES User Guide

ID 721819
Date 11/30/2022
Public
Document Table of Contents

6.2.1. Transmitter Channel-to-Channel Skew

The receiver skew margin calculation uses the transmitter channel-to-channel skew (TCCS)—an important parameter based on the Intel® Agilex™ transmitter in a source-synchronous differential interface:

  • TCCS is the difference between the fastest and slowest data output transitions, including the TCO variation and clock skew.
  • For SERDES transmitters, the Timing Analyzer provides the TCCS value in the TCCS report (report_TCCS) in the Intel® Quartus® Prime compilation report. The TCCS report lists the TCCS values for serial output ports.
  • You can also get the TCCS value from the device datasheet.

Perform PCB trace compensation to adjust the trace length of each SERDES channel to improve channel-to-channel skew when interfacing with non-DPA receivers at data rate above 840 Mbps.

The Intel® Quartus® Prime Fitter report lists the amount of delay you must add to each trace.

The Transmitter/Receiver Package Skew Compensation report lists the recommended trace delay numbers. Using these numbers, you can manually compensate the skew on the PCB board trace to reduce the channel-to-channel skew and meet the timing budget between the SERDES channels.

Did you find the information on this page useful?

Characters remaining:

Feedback Message