Intel® Stratix® 10 High-Speed LVDS I/O User Guide

Download
ID 683792
Date 3/28/2022
Public
Document Table of Contents

3. Stratix 10 High-Speed LVDS I/O Design Considerations

Follow the design considerations in this section when you are designing LVDS interfaces that use the SERDES circuitry in Intel® Stratix® 10 devices. Unless noted otherwise, these guidelines apply to all variants of the device family.

Did you find the information on this page useful?

Characters remaining:

Feedback Message