Intel® Stratix® 10 High-Speed LVDS I/O User Guide

Download
ID 683792
Date 3/28/2022
Public
Document Table of Contents

5.1.2. LVDS SERDES Intel® FPGA IP PLL Settings

Table 26.  PLL Settings Tab
Parameter Value Description
Use external PLL
  • On
  • Off

Turn on to use an external PLL:

  • The IP does not instantiate a local PLL.
  • The IP creates a series of clock connections with the "ext" prefix. Connect these ports to an externally generated PLL.
  • For details about how to configure the external PLL, refer to the Clock Resource Summary tab of the parameter editor.

This option allows you to access all of the available clocks from the PLL and use advanced PLL features such as clock switchover, bandwidth presets, dynamic phase stepping, and dynamic reconfiguration.

Note: If you want to place combined LVDS transmitters and receivers in the same I/O bank using two LVDS SERDES IP core instances, you must turn on this option. You can also place combined transmitters and receivers in the same I/O bank by turning on the Duplex Feature option in the General Settings tab. If you turn on Duplex Feature, the Use external PLL option is disabled.
Desired inclock frequency

Specifies the inclock frequency in MHz.

Actual inclock frequency

Displays the closest inclock frequency to the desired frequency that can source the interface.

FPGA/PLL speed grade

Displays the FPGA/PLL speed grade, which determines the operation range of the PLL.

Enable pll_areset port
  • On
  • Off

Turn on to expose the pll_areset port. You can use the pll_areset signal to reset the entire LVDS interface.

This setting is enabled if if you turn on Use external PLL.

Core clock resource type

Specifies onto which clock network the IP core exports an internally generated coreclock.

Note: This feature will be supported in a future version of the Intel® Quartus® Prime software. Currently, use QSF assignments to manually specify this parameter.

Did you find the information on this page useful?

Characters remaining:

Feedback Message