18.104.22.168. Non-DPA Mode
The non-DPA mode disables the DPA and synchronizer blocks. Input serial data is registered at the rising edge of the serial fast_clock clock that is produced by the I/O PLLs.
The fast_clock clock that is generated by the I/O PLLs clocks the data realignment and deserializer blocks.
Did you find the information on this page useful?