6.1.3. Perform Register Retiming for Performance
Retiming can create multiple registers at the input of a combinational block from a register at the output of a combinational block. In this case, the new registers have the same clock and clock enable. The asynchronous control signals and power-up level are derived from previous registers to provide equivalent functionality. Retiming can also combine multiple registers at the input of a combinational block to a single register.
To move registers across combinational logic to balance timing, click Assignments > Settings > Compiler Settings > Advanced Settings (Fitter). Specify your preferred option under Optimize for performance (physical synthesis) and Effort level .
Did you find the information on this page useful?