Intel® Quartus® Prime Standard Edition User Guide: Design Optimization

ID 683230
Date 11/12/2018
Public
Document Table of Contents

7.8.3.3. Adjusting the Output Clock Frequency

Use the equation to adjust the PLL output clock in normal mode.


Use the equation to adjust the PLL output clock in external feedback mode.

Did you find the information on this page useful?

Characters remaining:

Feedback Message