5. Analyzing and Optimizing the Design Floorplan
Design floorplan analysis helps to close timing, and ensures optimal performance in highly complex designs. With analysis capability, the Intel® Quartus® Prime Chip Planner helps you close timing quickly on your designs. You can use the Chip Planner together with Logic Lock (Standard) regions to compile your designs hierarchically and assist with floorplanning. Additionally, use partitions to preserve placement and routing results from individual compilation runs.
You can perform design analysis, as well as create and optimize the design floorplan with the Chip Planner. To make I/O assignments, use the Pin Planner.
Did you find the information on this page useful?