External Memory Interfaces Intel® Arria® 10 FPGA IP User Guide

ID 683106
Date 12/19/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

10.1.6. Intel Arria 10 EMIF IP RLDRAM 3 Parameters: Controller

Table 342.  Group: Controller
Display Name Description
Address Ordering Controls the mapping between the Avalon addresses and the memory device addresses (Identifier: CTRL_RLD3_ADDR_ORDER_ENUM)