External Memory Interfaces Intel® Arria® 10 FPGA IP User Guide

ID 683106
Date 5/10/2023
Document Table of Contents

10.1.6. Intel Arria 10 EMIF IP RLDRAM 3 Parameters: Controller

Table 342.  Group: Controller
Display Name Description
Address Ordering Controls the mapping between the Avalon addresses and the memory device addresses (Identifier: CTRL_RLD3_ADDR_ORDER_ENUM)

Did you find the information on this page useful?

Characters remaining:

Feedback Message