External Memory Interfaces Intel® Arria® 10 FPGA IP User Guide

ID 683106
Date 5/10/2023
Document Table of Contents Address and Command Deskew

Deskew address and command delays as follows:
  1. Select the FPGA Address/Command Package Skews Deskewed on Board checkbox on the Board Settings tab of the parameter editor.
  2. Generate your IP.
  3. Instantiate your IP in the project.
  4. Compile your design.
  5. Refer to the All Package Pins compilation report, or find the pin delays displayed in the <core_name>.pin file.

Did you find the information on this page useful?

Characters remaining:

Feedback Message