14.1. Interface Configuration Performance Issues
Intel® seeks to provide guidance on typical performance, but this data is subject to memory component timing characteristics, interface widths, depths directly affecting timing deration requirements, and the achieved skew and timing numbers for a specific PCB.
FPGA timing issues should generally not be affected by interface loading or layout characteristics. In general, the Intel® performance figures for any given device family and speed-grade combination should usually be achievable.
To resolve FPGA (PHY and PHY reset) timing issues, refer to the Analyzing Timing of Memory IP chapter.
Achievable interface timing (address and command, half-rate address and command, read and write capture) is directly affected by any layout issues (skew), loading issues (deration), signal integrity issues (crosstalk timing deration), and component speed grades (memory timing size and tolerance). Intel® performance figures are typically stated for the default (single rank, unbuffered DIMM) case. Intel® provides additional expected performance data where possible, but the fMAX is not achievable in all configurations. Intel® recommends that you optimize the following items whenever interface timing issues occur:
- Improve PCB layout tolerances
- Use a faster speed grade of memory component
- Ensure that the interface is fully and correctly terminated
- Reduce the loading (reduce the deration factor)
Interface Configuration Bottleneck and Efficiency Issues
Did you find the information on this page useful?