External Memory Interfaces Intel® Arria® 10 FPGA IP User Guide

ID 683106
Date 5/10/2023
Document Table of Contents afi_clk for DDR3

AFI clock interface

Table 19.  Interface: afi_clkInterface type: Clock Output
Port Name Direction Description
afi_clk Output Clock for the Altera PHY Interface (AFI)

Did you find the information on this page useful?

Characters remaining:

Feedback Message