External Memory Interfaces Intel® Arria® 10 FPGA IP User Guide

ID 683106
Date 5/10/2023
Document Table of Contents

10. Intel® Arria® 10 EMIF IP for RLDRAM 3

This chapter contains IP parameter descriptions, board skew equations, pin planning information, and board design guidance for Intel® Arria® 10 external memory interfaces for RLDRAM 3.

Did you find the information on this page useful?

Characters remaining:

Feedback Message