External Memory Interfaces Intel® Arria® 10 FPGA IP User Guide

ID 683106
Date 5/10/2023
Document Table of Contents emif_usr_clk_sec for DDR3

User clock interface (for the secondary interface in ping-pong configuration)

Table 25.  Interface: emif_usr_clk_secInterface type: Clock Output
Port Name Direction Description
emif_usr_clk_sec Output User clock domain. Intended for the secondary interface in a ping-pong configuration.

Did you find the information on this page useful?

Characters remaining:

Feedback Message