External Memory Interfaces Intel® Arria® 10 FPGA IP User Guide

ID 683106
Date 5/10/2023
Public
Document Table of Contents

4.4.27. niosreserve0

address=68(32 bit)

Field Bit High Bit Low Description Access
nios_reserve0 15 0 Indicates interface width. Read

Did you find the information on this page useful?

Characters remaining:

Feedback Message