External Memory Interfaces Intel® Arria® 10 FPGA IP User Guide

ID 683106
Date 5/10/2023
Document Table of Contents emif_usr_clk for LPDDR3

User clock interface

Table 91.  Interface: emif_usr_clkInterface type: Clock Output
Port Name Direction Description
emif_usr_clk Output User clock domain

Did you find the information on this page useful?

Characters remaining:

Feedback Message