External Memory Interfaces Intel® Arria® 10 FPGA IP User Guide

ID 683106
Date 5/10/2023
Document Table of Contents pll_ref_clk for LPDDR3

PLL reference clock input

Table 77.  Interface: pll_ref_clkInterface type: Clock Input
Port Name Direction Description
pll_ref_clk Input PLL reference clock input

Did you find the information on this page useful?

Characters remaining:

Feedback Message