External Memory Interfaces Intel® Arria® 10 FPGA IP User Guide

ID 683106
Date 5/10/2023
Document Table of Contents pll_locked for LPDDR3

PLL locked signal

Table 78.  Interface: pll_lockedInterface type: Conduit
Port Name Direction Description
pll_locked Output PLL lock signal to indicate whether the PLL has locked

Did you find the information on this page useful?

Characters remaining:

Feedback Message